Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

**.027”**

****

**.027”**

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size: .003” X .003”**

**Backside Potential: Collector**

**Mask Ref: CC**

**APPROVED BY: DK DIE SIZE .027” X .027” DATE: 10/4/21**

**MFG: RAYTHEON THICKNESS .008” P/N: 2N3501**

**DG 10.1.2**

#### Rev B, 7/1